Introduction
Power Vertical Double-diffused Metal Oxide Semiconductor FETs (VDMOSFETs) are widely used as a switch in many fields such as converter, controller and inverter [1] [2] . Comparing to the bipolar junction transistor (BJT), the VDMOSFETs attract a large attention because of its advantages: high input impendence, thermal stability, superior switching performance and large safe operation area (S.O.A.) [2] [3] [4] . The switching loss occupies a large part of the total power loss of a power VDMOSFET during high-power RF operating [5] . Low switching loss device can be carried out by reducing the gate-drain charge (Q GD ) which is effected by the gate-drain overlap area. One way to reduce the switching loss is to shorten the gate length between the adjacent wells to reduce the gate-drain overlap area. However, high on-resistance (R ON ) will occur because of the parasitic junction FET (JFET) effect which results from the adjacent wells region. Therefore, a device figure of merit (F.O.M.) can be defined as the product of R ON × Q GD for a specified breakdown voltage (V BR ) [6] [7] .
Other approaches such as the Self-aligned Terraced-Gate MOSFET (STGMOSFET) and Dual-Gate MOSFET (DGMOSFET) had been reported to reduce the gate-drain charge by increasing the gate oxide thickness or removing part of the gate-drain overlap area [8] [9] [10] [11] . The DG structure suffers a high electric field region at the edge of the removed gate and sacrifices the V BR
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. Therefore, a thicker or a higher resistance epi-layer is needed to maintain breakdown voltage, but a high R ON and high conduction loss occur at the same time. Consequently, a floating p-region was added between the DG structure to relax the electric field crowding effect 13 . However, the added floating p-region causes the R ON to increase rapidly. To overcome the problem, a DGMOSFET with npn-region was proposed to reduce the high R ON 14 . However, it leads to a high electric field at the interface between gate oxide and semiconductor which might cause the oxide breakdown and reliability issue. In addition, the structure proposal in [14] needs additional masks and increases possible lithography misalignment during process.
In this study, we propose a new cell structure which contains a DG structure and np-well to realize a low Q G device without complex process flow and overcome the problems mentioned above. The main features of the new cell structure are the reduction of the Q GD by partial gate area removal and avoiding electric field crowding by the additional floating np-well. Fig. 1 The cross-section view of the proposed structure. ) and source-well (As @ 5 × 10 15 cm -2 ), respectively. The DG structure was formed after source implantation. Then, B 11 (1.7 × 10 12 cm -2
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) was implanted after P (1 × 10 12 cm -2 ) to form the floating np-well. Although the added implantation was also doped into the well region, the concentration can be ignored comparing with that in the well. Here, we used a matrix mask to fabricate the conventional and proposed devices to prevent process vibrations. The gate length and the cell pitch of the c o n v e n t i o n a l a n d p r o p o s e d s t r u c t u r e a r e 1 1 μ m a n d 15 μ m, respectively. Fig. 2 . The surface electric field distribution of the conventional, the device proposed in [14] and the proposed structure.
The Results and Discussion
We simulated the surface electric field of the conventional, the device proposed in [14] and our proposed structure by ISE-TCAD 15 . Fig. 2 shows the surface electric field distribution of all devices. It can be seen that the surface electric field is very high of the structure in [14] than the others. Similar surface electric field distribution can be found in [14] and other DG structure 12 . This phenomenon will lead to oxide breakdown and reliability problem. The DGMOSFET with floating np-well structure not only reduce the Q GD by partial gate area removal but also overcome the high electric field peak problem. Fig. 3  (a) shows a top view photograph of the proposed device. Fig. 3 (b) shows the gate charge performance.
(a) (b) (c) Fig. 3 (a) The measured gate charge performance and (b) the measured on-resistance of the conventional and proposed devices.
The Q G curves were tested under the conditions of V DD = 160 V and I D = 6 A with the gate bias current (I G ) of 1 mA. The Q GD (Q G ) of the proposed device decreases from 15.7 nC (25 nC) to 5.9 nC (14.8 nC) at V GS = 10 V, respectively. The R ON was tested by the KEITHLEY 371A under the conditions of I D = 6 A and V GS = 10 V. The R ON increases slightly from 282 mΩ t o 3 2 1 mΩ. That is because the small p-region occurs additional JFET effect. The trade off of the concentrations of the n-region and p-region are the key design issues in this DGMOSFET with floating np-well structure. An unproper dosage for the n and p region will result in a lower breakdown voltage or higher on-resistance. Tab. 1 lists the device characteristics of the conventional and the DGMOSFET with floating np-well structure. The breakdown voltage of the proposed structure can be maintained over 230 V. In spite of the slightly increased R ON , the F.O.M. of the DGMOSFET with floating np-well is 42.8 % of the conventional due to a much lower gate charge performance. A lower F.O.M. is helpful to improve device performance. Table 1 Comparison of the electrical characteristics of the conventional and the proposed structure. The number in the brackets is the value normalized to conventional.
Conclusion
In this study, we propose the DGMOSFET with floating np-well power VDMOSFET to improve device performance. A part of the gate area of the conventional device is removed to form the DG structure. Then the np-well is formed to avoid premature breakdown without sacrificing too much on-resistance. Although the on-resistance will increase slightly, the Q GD and F.O.M. of the proposed device are 37.6 % and 42.8 %, respectively, of the conventional structure. It is benefit for improving switching speed and switching loss of the power VDMOSFETs. 
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